S
Tableau Developer
SMART TECH SKILLS LLC
Salary not stated
via talent.com·4 days ago15/100
Job verified 2 hours ago
FPGA Engineer Engineer (eInfochips)
Salary not stated
Vox Summary
- Role Description: FPGA Engineer responsible for Verilog/System Verilog coding and high-speed PCIe designs and protocols.
- Key Requirements: Proficient in Verilog/System Verilog, knowledge of front-end tools, experience with PCIe protocols, and static checkers.
- Conditions/Benefits: Location: San Jose CA and Austin TX, Day-1 Onsite, with specific mention of Austin, Texas (UK).
Apply on sourceYou are leaving VoxJobs for talent.com — the application is handled directly by the company. talent.com
Job description
Location: San Jose CA and Austin TX (Day-1 Onsite).Proficient in Verilog/System Verilog coding constructs.Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting).Experience with high speed PCIe designs and protocols.Experience with Indu...
Transparency panel
Original source
talent.com
Posted
Jun 13, 2026 · true date
Last verified
2 hours ago
Quality score
15/100
Similar
Jobs like this one.
D
Manager, Delivery Manager
Deloitte
Salary not stated
via talent.com·4 days ago15/100
M
Operator
MGC Contractors
Salary not stated
via talent.com·11 days ago15/100
S
Driver
SkyChefs
Salary not stated
via talent.com·11 days ago15/100
Something wrong with this listing? Report a fraudulent or outdated job